Today, integrated chips with multi-million gates, containing logic, memory and analog functions are becoming commonplace. At the same time, meeting tight time-to-market schedules, controlling costs and maintaining high quality standards are critical to the success of any such new development.

Design-for-Test (DFT) tools and methodologies enable automation of many aspects of the structural testing process, ensuring that the chip comes through tape-out and manufacturing on time, and of proper quality. DFT tools enable creation of efficient test patterns that detect most major manufacturing defects. Among the various DFT methodologies available today for structural testing, such as scan synthesis and ATPG (Automatic Test Pattern Generation), logic BIST (Built-in Self-Test) or fault simulation, scan insertion with ATPG is the most preferred DFT methodology.

**BENEFITS OF TURBOSCAN**
- Improved design quality through very high fault coverage
- Reduced test costs - shorter test times and reduced test data volumes
- Easy to integrate into existing design flow
- ATPG patterns can also be generated for designs that have scan chains inserted using other vendors scan synthesis tools.
- Minimum Silicon Usage/Overhead
- Short CPU Times

TurboScan™ is an advanced full-scan test suite. It includes a scan synthesizer and an Automatic Test Pattern Generator. The scan synthesizer supports full scan methodologies. The ATPG engine uses advanced search and compaction algorithms to achieve very high fault coverage with very small test pattern sizes.

The TurboScan ATPG algorithms also work on asynchronous sequential circuits containing gated clocks, RAMs, ROMs, tri-state gates, asynchronous set/reset functions, and unidirectional transistors. It detects stuck-at and transition faults.

TurboScan uses an advanced 64-value search algorithm. This reduces the ATPG search space, especially for circuits containing non-scan flip-flops or other uncontrollable signal sources, and thereby improves the speed of the ATPG process and the circuit’s fault coverage.

SynTest’s patent-pending multiple-capture-per-cycle scheme for ATPG significantly reduces the total test time of designs with multiple-frequency clock domains, as only one scan-in/scan-out phase is deployed for each pattern.

Proprietary static and dynamic compaction algorithms are used to generate very compact ATPG patterns. These help reduce ATE test costs, by reducing the test time and avoiding reloading of patterns.
FEATURES

- Scan Synthesis
- Automatic repair of testability rule violations
- Combinational ATPG
- Contains cycle-based good and fault simulation engines for stuck-at fault detection.
- Also detects transition faults
- Generates patterns and calculates fault coverage for IDDQ faults
- Uses 64-value search algorithm to improve ATPG speed and increase fault coverage
- Scan Synthesis and Debug
  - Scan cell insertion
  - Scan chain splitting based on clock domains
  - Smart scan re-ordering algorithm
  - Scan placement and stitching done in two steps
  - No need to generate layout placement script
  - No need to buy other tools from DFT and layout vendors
  - Yields better Manhattan distance
  - Scan chain extraction support
  - Scan chain debug utilities
- Flexible transparent/non-transparent latch options
  - No overhead, no potential timing violations, no potential feedback loops, clock fault detection
- Non-scan positive/negative flip-flops
  - Can propagate values from D/S/R to Q
  - Fewer undetectable faults (including clock faults)
- Multiple internal/external clocks
  - Allows clock delays among clocks and can generate patterns within one clock cycle
- Smart tri-state bus handling
  - Contention free behavior before and after capture
  - No need to run fault simulation after ATPG to drop patterns
- Sophisticated Multiple and Multi-port RAM support
  - Black box, bypass and feed-through modes
  - Detects address faults in feed-through mode
  - Allows faults to propagate through pipelined RAMS
- Advanced compaction algorithm
  - Static and dynamic compaction
  - Typical more compact pattern sizes - reduce test costs
- ATPG outputs for post-processing are available in:
  - Standard formats: Verilog Serial/Parallel, VHDL – Serial, WGL, or STIL
  - For specific ATE testers, such as 3MTS, Advantest, Agilent, Credence, Teradyne, or Teseda

DESIGN FLOW

A gate-level netlist is first run through TurboCheck-Gate to check for DFT violations. It is then fed to TurboScan where scan selection and synthesis is performed. The scan-inserted netlist is then fed to the ATPG for test pattern generation. The test patterns can be output in a number of different formats for post processing and use on Automatic Test Equipment (ATE).

TurboScan can also work with gate-level netlists that have scan chains already inserted into them using other commercially available scan synthesis tools.

In this case also the gate-level netlists are first checked for DFT violations, using TurboCheck-Gate. Then scan extraction is performed to obtain relevant scan information.

The scan-inserted netlist is then fed to the ATPG for test pattern generation, as mentioned above.

TurboCheck-Gate™ (Companion product):
It analyzes a gate-level design with or without scan, for DFT testability. It calculates the controllability and observability for designs assuming non-scan, partial-scan or full-scan implementation. It uses a set of rules to identify and report problems that cause low fault coverage.

SynTest Technologies, Inc.
**SCAN TEST FOR MULTIPLE-CAPTURE-PER-CYCLE SCHEME**

SynTest’s multiple-capture-per-cycle scheme for Automatic Test Pattern Generation slashes the total test time of designs with multiple-frequency clock domains, as only one scan-in/scan-out phase is deployed for each pattern.

Figure 1 shows a simple circuit with only one scan chain and the basics of scan test for a single-frequency design. Here, the total test time for scan testing depends on the amount of time needed for each scan pattern test and on the total number of scan test patterns.

This can be extended to a multiple-frequency design by identifying scan flip-flops in each clock frequency domain and forming a scan chain or multiple scan chains for each frequency (Fig. 2). In the normal operational mode of a chip, many of these clock domains mutually interact, and this can occur at different asynchronous moments (called interclock-domain activity). Such "external" clock-domain interaction can result in instabilities, and so invalidate the capture-cycle results. As is well documented, ATPG schemes based on combinational logic handling will not be able to handle such interactions. Consequently, a hold mode or isolation circuit typically is employed in such schemes to protect the accuracy of results during the capture cycle of each scan chain.

In this case, scan pattern values are scanned in for all chains, but only one clock domain, called the “One-hot clock” with one scan chain is used in the testing, during the capture cycle. The process starts with the one frequency domain, and all other clock domains are placed in a hold, or inactive, mode. The results are scanned out and the process repeated for the rest of the clock domains. As can be seen, the test time needed for each pattern equals the number of clock domains multiplied by the time for each pattern to scan in, go through capture and scan out. This result then is multiplied by the number of patterns for the full scan test.

SynTest’s multiple-capture-per-cycle scheme is shown in Figure 3. Scan pattern values are scanned in for all scan chains, a multiple-capture-per-cycle follows and the final results are scanned out. The resulting total test time for each scan pattern is given by the time for each pattern to scan-in added to the multiple-capture interval and the time needed to scan out. Note that the multiple-capture-cycle takes a little longer than the capture cycle for schemes based on one-hot clock, but is much shorter than time taken by the scan-in and scan-out operations. Thus, the test compaction factor equals the total number of clock domains.

**Fig. 1 – Time required on a tester to process a single scan chain**

Test time \( t_{scan} = t_{sin} + t_{cap} + t_{sout} \)

Where:  
- \( t_{sin} \) - time required to process a single scan  
- \( t_{cap} \) - time required to input (load) a scan chain  
- \( t_{sout} \) - time required to output (unload) a scan chain

**Fig. 2 – Time required on a tester to process multiple scan chains, assuming all scan chains are of the same length**

Total test time \( t_{scan} = n_{sc} \cdot \left( t_{sin} + t_{cap} + t_{sout} \right) \)

Where: \( n_{sc} \) = number of scan chains being processed

**Fig. 3 – Time required on a tester to process multiple scan chains using SynTest’s proprietary “multiple-capture-per-cycle” methodology**

Total test time \( t_{scan} = t_{sin} + n_{sc} \cdot \left( t_{cap} + t_{sout} \right) \)

Where: \( t_{cap} \) = time required for a multi-capture-cycle

Since \( t_{sin} \) or \( t_{sout} \) are >> \( t_{cap} \); and \( t_{sout} \) ~ \( t_{cap} \) test time required to process multiple scan chains using SynTest’s proprietary “multiple-capture-per-cycle” methodology is only \( 1/n_{sc} \), the time required for conventional processing. Thus, the saving in test time using multi-capture-per-cycle is \( n_{sc} \).
OTHER PRODUCTS FROM SYNTESI

TurboBIST-Memory™: A memory BIST tool for embedded memories including SRAM and ROM. It enables simultaneous multiple BIST memory tests via a shared controller. It outputs synthesizable RTL BIST controllers and logic synthesis scripts. It also generates a Verilog test bench automatically.

TurboBSD™: A boundary-scan test suite, it performs IEEE 1149.1 compliant boundary scan logic synthesis, generates boundary scan description language (BSDL) files and boundary scan test patterns, including verification and parametric test benches. It also generates RTL & Gate-level netlists in Verilog.

TurboCheck™: RTL and gate-level DFT testability analysis tools. At RTL it identifies testability problems at the earliest stage of the design cycle, even before synthesis, preventing costly and time-consuming iterations in the design process. It offers optional repair capability.

At gate-level it analyzes designs with or without scan, for DFT testability. It calculates the controllability and observability for designs assuming non-scan, partial-scan or full-scan implementation. It uses a set of rules to identify and report problems that cause low fault coverage. It also offers optional repair capability.

TurboDFT™: A tool for DFT integration and stitching, it eliminates the tedious, error-prone manual stitching process by automatically integrating and stitching any combination of DFT cores, such as scan cores, memory BIST cores, logic BIST cores, analog BIST cores, IP cores, and the boundary-scan (JTAG) core. It also facilitates stitching DFT cores into very deep hierarchical designs.

TurboBIST-Logic™: A tool suite for logic BIST (Built-In Self Test); it helps reduce ATE tester costs during production, by using “at-speed” testing. It is ideal when dealing with SOC designs with multi-million gates/primitives, multiple clock domains and multiple frequencies and high frequencies. It detects path delay and other timing faults by using “at-speed” testing and a patent-pending capture scheme.

It helps reduce design time and test costs as well as ensures higher quality and reliability when using multiple instantiation of “legacy” logic circuit blocks or re-using IP cores in different designs.

It is ideal for in-field remote testing or non-invasive testing of crucial electronic equipment and helps during prototype debug / diagnosis. It can also help in the wafer sorting process and thereby help reduce packaging costs.

ORDERING INFORMATION

TurboScan™: For Scan Synthesis and ATPG for stuck-at faults. Plus select one ATE output format

Optional:

TurboScan-T™: For Scan Synthesis and ATPG with stuck-at fault and transition faults. Plus select one ATE output format

Other Products from SynTest

- TurboBSD™: For Boundary-scan Synthesis
- TurboBIST-Memory™: For Memory-BIST Synthesis
- TurboDFT™: For DFT Integration
- TurboCheck™: For DFT Rule Checking
- DFT-PRO™: A comprehensive package of DFT tools which includes TurboScan™, TurboBSD™, TurboBIST-Memory™, TurboDFT™; and TurboCheck™;
- TurboBIST-Logic™: Logic BIST Tool Suite
- TurboFault™: For Concurrent Fault Simulation
- TurboDebug-PCB™: For Debugging Interconnects on PCBs

PLATFORMS

TurboScan™ runs on Sun Solaris, HP-UX and networked Linux operating PCs.

OTHER PRODUCTS FROM SYNTESI

TurboFault™: A concurrent fault simulator. It is useful where scan/ATPG technology cannot be used or to enhance fault coverage attained with scan/ATPG technology.

It is the fastest high capacity concurrent fault simulator based on the latest advances in cycle-based simulation technology. With its low memory consumption, user- definable fault detection criteria, fault-tracing, back-tracing and crash recovery capabilities, it combines high performance with versatility and accuracy.

It accepts fault lists from most ATPG tools. As input stimuli, it can handle VCD, WGL and Novas FSDB. It can take full timing designs with SDF and supports synchronous and asynchronous designs at gate level.

Corporate Headquarters:
SynTest Technologies, Inc.
505 South Pastoria Avenue, Suite 101,
Sunnyvale, CA 94086, USA
Offices and distributors worldwide – Please call, e-mail or visit our web site for the one closest to you. http://www.syntest.com

© 2003 SynTest Technologies, Inc. All trademarks and registered trademarks are the properties of their respective owners.